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1. INTRODUCTION
1.1Brief History of GaAs MESFETs Noise Research
The purpose of this section is to summarize some of the key developments in the
past which have had an important impact on the current state of noise theory for the GaAs
MESFETs. The history of noise research is well documented ina contribution by Van der
Ziel [1]. The historical development of the noise theory began with the development of
Einstein's Theory of the Brownian motion of suspended particles. Schottky applied
Einstein's theory and mathematically postulated the existence of thermal noise. Schottky
was the first one to apply Fourier analysis to the random shot noise which was generated
in a saturated thermionic diode. Van der Ziel further expoundedon Schottky equation for
shot noise and derived a diffusion model for noise. The early researchon JFET's assumed
the noise to be shot noise [1]. However, it was later discovered that the noisewas thermal
in nature. Van der Ziel [2] derived the spectrum of the drain current noise at saturationto
be:
2
1= 4kTgniFtf
Where it was postulated by Van der Ziel that the value of F is between 1/2 and 1.It was
further postulated by Jordan [3] that the F value for a MOSFET is 2/3. As the channel
lengths are shortened to the order of less than 1 j_tm, the value of F will be larger due to the
existence of hot electron noise [4].2
There are five types of noise sources in GaAs MESFETs: (1) flicker noise, (2)
diffusion noise, (3) generation recombination noise, (4) shot noise and (5) thermal noise.
1.2Different Types of Noise Sources in GaAs MESFETs
1.2.1.Flicker Noise or 1/f Noise
There are many different explanations of flicker noise or 1/f noise. Duh et. al [5]
attributed the 1/f noise to number fluctuation of carriers in the channel that is usually
associated with oxide trapping states. They observed that this noise is most prevalent in
the frequency range 20Hz to 600Hz. In MOSFET's, the flicker noise is temperature
independent and is due to the large interface between the semiconductor and the oxide [8].
Explanations of the origin of 1/f noise in GaAs devices are varied and this explains
the difficult nature in obtaining a credible theory for 1/f noise in GaAs devices. In fact,
according to Hughes et al. [6] the 1/f noise corner frequency of recent commercial
MESFETs does not vary much from the 50 MHz noise corner frequency found by Hooper
et al. at a research laboratory in 1969. The explanations of the sources of the origin of 1/f
noise range from quantum noise, generation recombination noise, intervalley scattering,
lattice scattering, mobility fluctuations, bulk traps, metal-interface states, backside
interface, substrate problems, number fluctuations, temperature fluctuations, and surface
states etc.
An early attempt to describe the 1/f noise of GaAs MESFETs is a paper by Shu et
al. [7] which tried to discriminate between number fluctuation and mobility fluctuation in3
1/f noise. In another attempt at a 1/f noise theory, Van der Zielin his papers [8] [9] gave
an empirical theory of 1/f noise in terms of Hooge's parameters which isan attempt to
come up with a better model to fit experimental data. It should be noted that Hooge's
parameter is not at all constant for a particular type of solid state device.For example the
value Van der Ziel obtained in 1985 [8] varies greatly fromthat of Tacano [9] in 1991.
There are many different theories in theopen literature onnoise, however there is no
unified theory which can effectively describe the 1/f noisecharacteristics of GaAs devices.
1.2.2Diffusion Noise
Diffusing impurity ions or dislocations along dislocation linescan result in diffusion
noise. Rucker-Hellum's [10] experimental data showsa non-monotonic current
dependence for low frequency noise characterized by 1/fa wherea is close to 1 below 1
KHz and 1.1 to 1.3 for frequency above 1KHz at lowcurrents. However, for high
currents a is close to 2.
Diffusion noise usually occurs in the frequencyrange of 600Hz to 2MHz. A
explanation of diffusion noise is given in reference [11]. In thiscase the noise is due to the
diffusion of a trap.
The theory of one-dimensional diffusion noise has been modifiedand applied to
explain the low frequency noise in GaAs current limiters [12]. Thediffusion constant
depends exponentially on temperature and the activationenergy varies with electric field
because of the Poole-Frankel effect. The calculated activationenergy is very close to the
value reported in connection with leakage current in GaAs MESFETs.The diffusion4
constant differs by many orders of magnitude from the diffusion constant of electrons or
the one-dimensional diffusion of ions along dislocation lines. The problem with the latter
theories is that they imply mass transfer from one location to another.
1.2.3Generation and Recombination Noise
Generation and recombination noise occurs at approximately 10 KHz when the
FET is biased at high currents. This is not a measurement artifact but such bumps are
characteristic of a single energy level transition such as trapping-detrapping or an
intervalley scattering type of process [10]. It has been claimed by Hughes et al. [6] that
generation and recombination is the domination contributor to 1/f noise and can be
reduced by determining an optimum doping level of the channel.
On the other hand, Forbes et al. [13] have clearly demonstrated that 1/f noise is
not due to the generation and recombination process. By increasing the temperature of
the devices the bumps associated with generation and recombination noise all move to
higher frequencies, leaving behind a residual 1/f noise component. Forbes proposed and
demonstrated that a buried channel device structure can be used to suppress generation
recombination noise. Unfortunately, the p-type barrier layer at the surface did little to
reduce 1/f noise. [13, 14]
1.2.4. Thermal Noise and Hot Electron Noise
For a GaAs MESFETs biased in the pinch off region, there is an additional noise
source which needs to be taken into account as described in a paper by Baechtold [12].5
This noise source is said to be due to the intervalley scattering noise which is commonly
known as the hot electron noise, and Baechtold shows that it can be reduced by reducing
the thickness of the channel. The introduction of hot electron noise is due to the reduction
in the gate length which results in high field strengths in the channel and a reduction in the
carrier mobility. Baechtold points out that the noise model by Van der Ziel [2], [15] is
only valid for long channels FETs where the carrier mobility and noise temperature remain
fixed. However, when the gate length of the channel is reduced, hot electron noise is
observed and a more accurate noise model takes into consideration the noise temperature
which is a function of the electric field.
Van der Ziel has attempted to describe some of the other characteristics of thermal
noise [16]. F for long channel devices has the value about 2/3, but for short channel
devices, in which the gate covers only a small part of the channel as in most GaAs FETs,
F will be larger even if no hot electron effects are present due to a geometry effect.
When hot electrons do exist, F becomes considerably larger and increases with decreasing
temperature.
If the current is high but the drain voltage is kept relatively low to avoid
overheating, at lower frequency, F varies as 1/f as expected for flicker noise whereas at
higher frequency attains a limiting value that is larger than that expected for thermal noise.
The current understanding is as follows; the effect at high temperature is due to the a
geometry effect possibly aided by a temperature-independent hot electron effect, whereas
the low-temperature data reflects a temperature-dependent hot electron effect.6
1.3Summary
Various values which have been experimentally determined for F ranging from
1.589 to 2.164 by Ogawa [17] and a more recent paper by Scheinberg et al. [18]gave a
value of 1.7 for F, but listed no reference or reason. There is no clear understanding of
noise in GaAs MESFETs technology. Even in the case of channel noise there isno
reliable data for the appropriate value for F. Worst of all there is stillno reasonable
explanation for the large 1/f noise corner frequency of up to 100 MI-Iz.
1.4Overview of the Chapters
Chapter 2 details the different type of GaAs MESFETs models thatare present in
the PSpice simulator. It also gives an overview of the ion implantation GaAs MESFETs
process. Chapter 3 examines the two different noise measurement techniques. The first
technique uses discrete MESFETs which are coupled with a low noise bipolar amplifier.
The second technique uses a dedicated circuit with test devices integrated witha
transimpedance amplifier circuit. Chapter 4 describes the theory for the channel noise
coefficient of a GaAs MESFETs. It gives the relationship between hot electron effects
and the channel noise. Chapter 5 is an extension of the theory of the channel noise
coefficient to include sub-micron MESFETs. Chapter 6 outlines the theory and model for
the 1/f noise of GaAs MESFETs. All these results are summarized in chapter 7 and an
attempt is made to place these findings into perspective. Numerous recommendations are
made for future work.7
2. GaAs MESFETs MODELS
2.1Introduction
Device models seek to reflect the critical characteristics of the device with the
complexity of the model limited by consideration of the need to use computer timeas
efficiently as possible. Device models can be physical, empiricalor semi-empirical. The
device models that we are primarily interested in are the GaAs models. The GaAs models
as given in PSpice [19] are listed as follows Curtice model, Statz model and finally
TriQuint model; these are called Level 1 ,2 and 3 respectively. It should be noted that all
of these models are semi-empirical in that they are basedon physical formulae that are
coupled with arbitrary fitting parameters for adjustment to approximatea particular
fabrication process. A summary of the different GaAs MESFETs models in theopen
literature has been given by Yan [20].
2.2GaAs MESFETs Models
2.2.1Curtice Model
The Curtice equivalent circuit is as shown in Fig. 2.1. The drain current Ids is
approximated by,
Ids =13(1+ XVds)(VgsVT)2tanh(aVds) (2.1)
where Vds is the drain to source voltage, Vgs is the gate to source voltage, VT is the
threshold voltage, and 13, X and a are fitting parameters. Curtice [21] uses thesame8
equation to estimate the drain current for both the linearand saturation region. Therefore
the model does not reflectvery accurately the variation of Ids with changing Vgs especially
if the VT is large [21].
2.2.2Statz Model
The Statz model [22] uses thesame equivalent circuit, Fig. 2.1, as the Curtice
model. The difference is in the modeling of thedrain current. Statz's model givesa good
prediction of the drain current, Id in both the linearand saturation region.
13(VgsVT)2 Ids =
1+ B(VgVT)
(1 + ANds) tanh(aVds) (2.2)
where B,X and a are fitting parameters. B hasa value between .5V-' and 2. 6V-'
and is a measure of the doping profile extending intothe semi-insulating substrate and
therefore is dependent on the fabricationprocess.
2.2.3TriQuint Own Model, TOM
The TriQuint Own Model or TOM model [23] isa modification of the Statz's
model as shown in Fig. 2.2. At low values of the draincurrent, Ids, with the device biased
near cutoff, the Statz model give erroneous predictions of the small signalparameters such
as gain and drain resistance over the dynamic range of the device.
The first modification is to havea better drain conductance fit at low drain current.
This is done by modifying the VT in the Statz's draincurrent equation as follow,
VT'= VT YVds (2.3)Gate
Drain
Source
Cds
Level1Curtice Model
Id, = 0(1+ XVds)(Vg,VT)2 tanh(ccVds)
Level 2 Statz Model
2 p(vgsvr)
Ids = \ XVds) tanli(aVd,)
1 + 13(Vg,VT)
Figure 2.1 Pspice Level 1 & 2 GaAs MESFETsGate
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ids° =13( Vg,VT J tanh(oNds)
VT'= VTYVds
Figure 2.2 !'spice Level 3 GaAs MESFETs Model11
A nonlinear equivalent circuit model for the GaAs FET has been developed based
on the small-signal device model and separate current measurements including drain-gate
avalanche current data from a paper by Curtice [24]. Materka [25] developed a simple
and fairly accurate large signal dynamic circuit type model for the GaAs MESFETs for use
in circuit design. This modification of the Statz model, as given in the previous section,
has been suggested by both the Materka [25] and Curtice [24],
Idso I=
ds1 ± Wdsidso
(2.4)
Another modification is given in above equation for Ids which reflects the way in which
the drain current is reduced at higher values of current and voltage.
Idso = [3(Vg,VT)Q K tanh(aVds) (2.5)
The value of Q in the above equation is approximately equal to 2. This equation is
the Statz model for the drain current with B andset to zero. Therefore, the TOM
parameters y and 5 replace B andin the Statz model.
2.3PSnice Noise Parameters
The noise parameters in PSpice [19] are calculated in a 1Hz bandwidth with the
following spectral power densities as shown below.
For the parasitic sheet resistances, Rs,Rd and Rg the resistive thermal noise is,
24kTArea
IR= (2.6)
24kTArea
IRd =
Rd
(2.7)12
I=
24kTArea
Rg
The intrinsic noise of GaAs MESFET is calculated by the formula,
{ (Ids )Dc
AF
}] I
ds
2= 4kTgmf + [KF *
Freq
(2.8)
(2.9)
{(Ids)DcAF)
i The 4kTgmf in equation (2.9) is the thermal noise while [KF * ] is
Freq
the 1/f noise component. It will be shown later that the current Pspice noise model is
deficient and will be replaced by a more accurate physical model.
2.4GaAs MESFETs Process
The fabrication process used in the manufacture of GaAs MESFETs is similar to
the ion implantation process of silicon integrated circuits. The main difference lies in that
GaAs MESFETs process is done at a lower temperature because the GaAs wafers start to
dissociate at temperature above 550°C.
Fig. 2.3 is the cross sectional view of TriQuint Semiconductor's QED/A or
L=lp.m process. The gold-based interconnect technology uses airbridge technology as
shown in Fig. 2.3. The use of gold provides low resistance interconnect and allows higher
current density.
In addition, TriQuint Semiconductor has also implemented a sub-micron
technology process called QED/2. This technology uses a selective buried P-layer implant
to shield the effect of substrate defects and thus reduce the frequency dependence of the
output conductance. The electrons trapped in deep levels will remain captured for times111111111101111
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on the order of microseconds to seconds. These long time constants correspond to
frequencies in the approximate hertz to megahertz range which are observed in the low
frequency dispersion. Also, the airbridge.technology used in the QED/A process is
abandoned for 4 layers of metal interconnect separated by approximately 1p.m of
dielectric.
Both QED/A and QED/2 process offer high precision nichrome thin-film resistors.
The QED/2 process with the reduction in gate length has boosted the unity gain
frequency, F from 12GHz in the QED/A process to approximately 20GHz in QED/2
process. This research work is mainly concerned with the depletion mode MESFETs or
DFET used in these two technologies.
2.5Summary
Fig. 2.4 is a common general representation of a fiber optics data link. Low noise
design is crucial in order to produce a high performance data link. Better noise models
will ultimately lead to better circuit design with low noise performance. For instance, the
capability to design a transimpedance amplifier, which forms a part of the front end
detection in the receiving end of a fiber optics network, will improve the bit error rate. An
understanding of these device and bias considerations are necessary to optimize utilization
of MESFETs in low noise amplifiers for fiber optic communication systems and other
applications.
Another impact of better noise models in the fiber optic data link is in the clock
and data recovery sub-system. Phase noise is a crucial consideration in the loop filterMux or
CrosspointLaser
SwitchDriver
0
Transimpedance AGC
Ai
AmplifierAmplifier
Figure 2.4 Fiber Optics Data
Clock &Demux or
Data Crosspoint
Recovery Switch16
design of a phase lock loop system. The design of faster loop filter is more complex and a
better prediction of the phase noise will enable the designer more flexibility to take
advantage of the usable frequency range before the circuit is dominated by the lower
frequency 1/f phase noise. Therefore, an accurate 1/f noise model will allow the designer
to have an optimum loop filter design for maximum jitter suppression.17
3. NOISE MEASUREMENTS TECHNIQUES OF GaAs MESFETs
3.1Introduction
We have established two noise measurement methods for GaAs MESFETs. The
first method uses discrete MESFETs integrated with a low noise amplifier. The second
method demonstrates the method of integrating the MESFETs under test with a
transimpedance amplifier specifically designed for noise measurement. Integrating the
depletion mode MESFETs or DFET with a transimpedance amplifier has the advantage of
reducing the parasitic capacitance and inductance as compared to using discrete individual
components [1-2].
3.2Noise Measurement of Discrete Depletion Mode GaAs MESFETs, DFET
The initial phase of this work involved using classical techniques to measure noise
with discrete MESFETs and small bipolar amplifiers [30]. GaAs MESFETs were hybrid
mounted with low noise, high frequency bipolar video amplifiers. As shown in Fig. 3.1 and
Fig. 3.2, attention is taken to ensure proper shielding of the circuitry which is mounted on
a copper board. Care is also taken to avoid ground loops. The noise is measured using a
spectrum analyzer with a DC block at the output prior to being connected to the
spectrum analyzer, which is denoted by the 50f2 load on the extreme right in both Fig. 3.1
and Fig. 3.2. The gain of the low noise amplifier or LNA can be selected. In the low
frequency setup, Fig. 3.1, a low gain of 100v/v is selected for a larger amplifierGain of 100V/V Gain of 100V/V
/V\
Gate Bias Drain Bias -F5V 5V -I 51' 51/
Figure 3.1 Noise measurement test setup for discrete DFET MESFETs at low
frequency 20KHz to 5MHz
Copper
board to
provide
good
ground
00Copper board to provide good ground Gain of 400V/V
MC 1 733
1_,NA
DFET
MESFET
Gate Bias Drain Bias A A
+51'51'
Figure 3.2 Noise measurement test setup for discreteDFET MESFETs at high
frequency 5MHz to 105MHz20
bandwidth. In this setup the overall gain of the system is increased by cascading an
amplifier of similar gain in series. In the high frequency setup, a gain of 400v/v is selected
for the amplifier that provides enough bandwidth and sufficient gain for measurement up
to 105MHz.
The spectrum analyzer will measure the system noise when the device under test,
DUT, is in the off mode. When the device is biased in the saturation region, the noise
measurement is taken again. The increase in the noise level is due to the additional
channel noise of the DUT for that particular biasing point. The square root of the
difference of the squares of the measured RMS noise voltages with the FET in the "on"
and "off' conditions gives the total noise of the depletion mode FET at the output of the
system. With the DUT connected, the gain of the system is measured from the gate of the
DUT. Therefore, the RMS noise referred from the output to the gate of the DUT can be
computed. The noise voltage at the drain of the DUT is then calculated since the gain of
the DUT is known. The RMS current is calculated by dividing the input noise voltage at
the amplifier by the input resistance.
Both systems have been calibrated using a noise diode for accuracy. A correction
needs to be applied in using the Tektronix spectrum analyzer since the noise bandwidth is
not the same as signal bandwidth. For a signal bandwidth of 30KHz, the measured noise is
about 3dbm smaller than the actual value in accordance with the application note for the
spectrum analyzer used in this experiment. The RMS noise current is quite flat around
20MHz as shown in Fig. 3.3. It is also noted there are generation and recombination noise
components as indicated by the hump at frequencies around 100KHz.1
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3.3Noise Measurement using Transimpedance Amplifier with Integrated DFET
The circuit schematic of the transimpedance circuit design with integrated devices
under test consisting of short gate length DFET MESFETs of W/L of 120µm/1 pm and
long gate length DFET MESFETs of W/L of 400pm/81Am. The circuit is designed so that
the selected DUT can be bonded and tested separately. The drains of both DUTs are AC
coupled to a broad band transimpedance amplifier so that a direct measurement of the
channel noise of the DUT can be made [31].
The circuit has been simulated with bonding and wiring parasitics using PSPICE
with the level 3 model or TriQuint Own Model, TOM. The transimpedance amplifier
(TIA) is a low noise, high gain single stage cascode amplifier. The simplified schematic of
the TIA is as shown in Fig. 3.4. This high performance transimpedance amplifier uses a
similar amplification methodology for the input stage as an earlier low noise
transimpedance amplifier with automatic gain control capability [32].
The semi-insulating substrate of the GaAs MESFETs technology greatly reduces
parasitic capacitances and thus is an excellent choice for low noise high speed applications.
To further enhance the low noise capability of GaAs MESFETs technology, clever circuit
tricks can be employed. For instance, we chose resistive loads, R1 and R2 for the input
cascode stage to minimize the contribution of the channel noise of the active load
MESFETs. However, there is a tradeoff between gain and noise when choosing between
the passive resistive load and an active MESFETs load. A passive load provides low
noise and low gain while an active load provides higher noise and higher gain. The
supplementary current flowing through RI has the effect of increasing the/V\/
RnegV
0 Vdd =SV
Q9 MFET
Bootstrapped
Q I 0 DFET
Cnegr-- Q II
0 Vout
Bootstrapped
Q12
A/ RfM
Iin Cd )1
Cf
Figure 3.4Simplified Schematic Diagram of L = Iµm transimpedance
amplifier, TIA
0 Vss=-5 V24
transconductance of Q2 and thereby increases the gain of the cascodestage further. DC
negative feedback is employed to establish the operating point [32].
The output stage is bootstrapped [33-34] to givea source follower gain at the
output stage of close to unity. The output resistance is chosen to be 500 for matching
purposes as measurements are made over several hundreds of MHz. A blocking
capacitance, Cblock is used to AC couple the input to Ql.
Cf is employed to reduce peaking. In addition, the circuit designed hasno problem
handling parasitic bonding inductances of 3nH and transmission line delays of 200ps in
simulations in our region of operation of 100KHz to 500MHz. As indicated in Fig. 3.5,
the resistor, R4, is implemented using long gate MESFETs witha width of 2 j.i.m.Multiple
FETs are employed to avoid saturation. The resistance of R4 is chosen to be 500K CIto
provide the much needed boost in the input resistance at the gate of Q1 which is reduced
by the negative feedback operation. The high resistance value of R4as shown in Fig. 3.4
is achieved with a great reduction in die area as compared to usinga NiCr thin film
resistor.
It should be noted the overall TIA bandwidth is given by
Av
TIABandwidth =
27ERfC
(3.1)
where A, is the open loop gain of the amplifier, Rf is the feedback resistance and C is
the total input capacitance.
In Fig. 3.6, a small current perturbation is introduced at the input of the TIA with
the output driving a matched 50 n load. A smooth transimpedancecurve is obtained
showing a simulated effective bandwidth of 500MHz which was confirmed by0
W/L = 2/28
-----Ir-M----1,r-n7----1-*-*-11!----1E)r
R4 = 500Kohm
Figure 3.5 Depletion MESFETs Pinched Resistor
010K -r
8K
6K
1K
2K
(10.000H 8.1511K)
. ..
r
1,0Kh 10Kh 100Kh 1.0Hh 1011h 1001111 1,0Gh 10Gh
n y(111)/l(rdumb)
Figure 3.6
Frequency
Effective bandwidth range of 100KHz to 500MHz of tranimpedance
amplifier1
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experimental measurements described in a later section. The DFETs under test have gate
lengths of 1 p.m and 8 AM.Both FETs which are bonded out separately in different die,
share a common gate and drain. The experimentally obtained values of channel noise
factor or F for both long gate and short gate length devices are reconciled with the
modeled F values.
As mentioned in the earlier section, the normalized noise measurement computed
by the square root of the difference of the squares of the measured RMS noise voltages
with the FET in the "on" and "off' conditions give the total noise of the depletion mode
FET at the output of the system. Therefore the RMS noise current as shown in Fig. 3.7
consist of both the 1/f and thermal noise of the MESFETs.
3.4Summary
There is no unified theory nor reliable data on the exact dependence of noise on
hot electron effects in MESFETs and bias conditions. Likewise, there is still no clear
understanding of the basic cause of 1/f noise in III-V devices in general. The discussions in
later chapters will serve to quantify the nature of the problem and set a lower bound for
the usable frequency range of MESFETs. Analog designs in III-V or compound
semiconductor technology are only as good as the device models and knowledge of the
noise characteristics. The 1/f noise in particular is common to all III-V devices, and not
just MESFETs. The results obtained have indicated that the 1/f corner frequency is in the
range of 1MHz to 30MHz. These techniques for noise measurement will be the basis of
noise measurements in later chapters.29
4. CURRENT MODELS AND WORK ON CHANNEL NOISEIN FET's
4.1Motivation
Van der Ziel [2] originally derived the equations for themean square noise current
of a JFET and obtained in2= 4kTAfgniaxQ(x, y) where Q(0,0)=1 if the transistor is
operating in the linear range, and Q(0,1)=1/2 fora forward biased gate and if the transistor
is saturated with high transconductancegrn, . For most bias conditions he suggested
Q=2/3 as an appropriate value. Subsequently, Jordanet al. [3] applied the same type of
analysis to a MOSFET and in the limitingcase obtained
in2= 4kTAfgn.,,,, (2 / 3) (4.1)
The value 2/3 has become widely accepted and is used inboth PSPICE models for
MESFETs and MOSFETs [39].
These theories hold below the saturation point and donot include the hot electron
effects dominant in most micron and sub-micron devices.The original theory for JFET's
was modified by introducing an effective temperature of the channelto account for hot
electron effects [4]. This approachwas adopted for MESFETs used at microwave
frequencies and in modeling noise figures [5] [10] [11]. Theapproach at microwave
frequencies is to make grnax large,gm. >>g, where 1/g, is the source impedance in the
gate circuit of the FET by using large width devices, typically W=300pm. Thenoise
figure is minimized in this manner. For MOSFET Abidi [3] hasmore recently measured
the channel noise of short channel MOSFET devices with hot electroneffects where2ln = 4kTAfgmaxF (4.2)
30
and found F to vary from F'=2/3 to F=8. No theoryor explanation was however given.
The situation in the industry is at best confused,most engineers have idea of what noise
model to use and little reliable data toon which to base any noise model. This is best
illustrated by PSPICE
F = 2 / 3 (4.3)
for any and all FET's regardless of bias condition andhot electron effects. Changing the
value 2/3 requires recompiling the wholeprogram and is not easily accomplished.
Even for just MESFETs alone clearly there isa need to provide measurements and
data and modern devices as both function of bias conditionsand with hot electron effects.
Measurements of channel noise at these frequencies isnot easy and requires special
care and careful calibrations. Our demonstrated ability to fabricate devices fortest and
transimpedance amplifiers on the same chip for frequencies above100MHz constitutes a
unique ability and advantage. Experience with pastmeasurement has however
demonstrated that we need to be able tomeasure the overall gain of the devices under test
and the amplifier at all frequencies of interest. Simulations ofan amplifier performance at
other frequencies than those measured is not reliable in spite ofusing the best model
available. This will require first using a son terminationon chip at the gate to measure
the gain. For noise measurements this will then be by-passed by wirebonding the 35pF
capacitor. Using only the capacitor makes gainmeasurement above 10MHz difficult.
Also the measurements must be self consistent,once F in
in2= 4kTA.fg.F (4.4)31
is determined, then this value when put back into PSPICE should simulate the noise ofthe
amplifier alone if the device under test is biased off
In the subsequent section, a derivation is given for the channel noise coefficient of
FET's operating in the saturation region [28]. Some simple approximationsare made for
hot electron effects which can be incorporated into the derivation and accountedfor by a
simple numerical integration technique. Experimental results of measured and calculated
noise coefficients are compared for depletion mode MESFETs of differentgate lengths.
This model gives a much more realistic representation of the channel noise coefficientsfor
short gate devices rather than the simple 2/3 value currently used in circuit simulations.
4.2Channel Noise Coefficient Theory
4.2.1Derivation of the Channel Noise Coefficient of a Saturated FET
The equations derived by Van der Ziel [2] and Jordan [3] apply only foran FET
below saturation; the solution after saturation is takenas the limiting case. The technique
of Jordan and Jordan [3] is to consider a FET in the linearor triode region with an AC
short circuit between the drain and source. Each element of the channel is considered
separately. The mean square noise current is calculated and its contributionto the drain
noise current is thus determined.
Here, we provide an alternative solution [28] where we consider onlya saturated
FET as shown in Fig. 4.1. The equations here will be derived fora MOSFET but appliedG
A
T
E
V(x) = VGsVT when x = L
1V(x) + Ax
dx
V(x)
AId
dR =
KoW(Vos
dx
x = 0
Figure 4.1 MOSFET in saturation showinga potential variation, AV, at
location x along the channelto a JFET; similar equations hold for a JFET but the algebra is more complicated. For a
MOSFET in saturation, the potential at the drain end of the channel is
V(x) = (VG,VT) (4.5)
The potential variation along the channel is,
V(x) = (VGSVT)(1 (4.6)
The conductance along the channel is therefore,
g(x) = KoW(VG,VTV(x))
which can be written as,
(4.7)
g(x) = ilCoW(VG,VT)(1/1 (4.8)
For a small element in the channel length dx the resistance is then
dR =
ii.00W(VG,
dx
(4.9)
33
Nyquist's theorem states that the open circuit emf of a resistance R at temperature T, in a
small frequency interval Af, is V4kTRAf.Using Nyquist's theorem, the potential
variation at location, x, and for element dx is
Vn2 (x) = 4kTAf
dx
pcow(vGs-Vol/1-E
= 4kTAf
dx
L
p,C
° L
(VG, 1
(4.10)A potential AV, variation at point x, in the channel will change the draincurrent.
L V.
f dx(IdAid) = W f IIC (VGsVTV(x))dV
0 0
VGsVT
+Wf liE (VGsVT WO dV
V.+ AV
where without potential variation,
L VGsVT
1 dXId= I uC. (VGsVTV(x))dV
0 0
fW (VGSVT)2 andId '= i-k''I., I 2
where gmax = uCo (Lw
)(VGsVT)
By expanding equation (4.11) and keeping only the first order terms in AV then,
Aid = !AC() (---
L
)(VGsVTV(x))AV
and we can define a transconductance for variations at pointx, which will be
gin (x) =JAI
AV
=
L(
W
)111-
Lx
The mean square variation in the drain current due to variations atx will be,
in' (x)= \in' (x) gm2(x)
dx
2
n2)(4kTAf L (IAC. 7A11- x
uC. --L-(VGs VT)1-
34
(4.11)
(4.12)
(4.13)
(4.14)
(4.15)
(4.16)
(4.17)
(4.18)35
i2 (x)= 4kTAfgmax
xdx
) (4.19)
and summing up all contributions, the total mean square fluctuation in the drain current
will be,
1
J i n2 (X) = 4kTAfgrna, j 1x
.11
1
0
(4.20)
which results in,
in2 = 4kTAf(2 /3)gninx (4.21)
This is the same result obtained by Jordan and Jordan [3] by considering a FET below
saturation and then taking the limiting case. Our derivation here explicitly relates to a
FET in saturation and we can clearly identify the two separate components contributing to
the mean square drain current fluctuations. Specifically,
4kTAf 4kTAf
Vn2
dx L (x) = = (4.22)
(V0sVTV(X))4Co(VGSVT)11(1
Lx)
and
gm(x) = PC.()(VGsVTV(x)) = PLC.()(VG,VT)111i- (4.23)
as such this particular formulation can then be used in modeling hot electron effects since
Vn2(x) and gm (x) can be considered separately.36
4.2.2Hot Electron Effects
Some of the early work on hot electron effectson FET noise performance are
those of Klaassen [4] and Baechtold [12]. For GaAs MESFETs,we make some simple
assumptions for the effective temperature,
T
and dependence
=
and the device
ID = I(x)
I
D ID
(dV`n
(4.24)
on electric field,
-1
(4.25)
VT)V(X))dV (4.26)
dx
C W((VG,VT)V(x))dV (4.27)
dx
VT) V(x))dVIDdV (4.28)
x, where V = V(x) then,
2( x))dVID(x)
VT)
V
dx
Ec
of mobility
(dV
1+ dx
Ec
equation,
= PC0WqVGs
dV
+ =
° Ecdx
IDdx =1.1.C.WOVG,
If we integrate up to a position,
IDx = 1.1.00W((VG,
which can be solved for
V(x) = (VGsVT)[(1
2
V(x),
(4.29)
EV
(4.30) b)11(1b)where
37
(VG,VT)V(x) = (VG,VT)[b 11(1b)2--ci'ci (4.31)
L
c =
Ec
(4.32) EcL + (VG, VT)
(VGSVT) (1 c) b= _
2(EcL + (VG,VT)) 2
By integrating over the whole length of the channel,
(V0sVT)2 ID (VGsVT)2 IDL = 40CoW((VG,VT)2 ) 2 Ec
which can be solved for ID,
40corW) (VG,VT )2( EcL )
.I.,) 2 EcL +(VG, VT)
ID =(goCorW) (VG, VT)2)c
L) 2
(4.33)
(4.34)
(4.35)
(4.36)
In other words, hot electron effects have served to reduce thecurrent by a factor "c".
Now
(dV. 1
W , ri dx1+ dx i n2 =4kTM.I.C.Hkv.s
--E, Ec L
)
(b +11(1b)2--7,-c)(4.37)
If, Ecthe critical field approaches infinity then c=1 and b=0 and the original equations in
(4.20) and (4.21) apply and a simple result follows from,38
in2=4kTAfp.oCo()(VG,
L
which results in F=2/3.
Making a change of variable in the equation
X dV Li )(0:1V
Vr).1.
0
1
VT )1
0
(Ann-1
y(4.38)
(4.39)
dy(4.40)
(4.41)
1+
dy
(1)+ V(1 b)2cy)
electron effects,
1
Ec
)
with hot
(dV \
and
3'L dx 1,)dy i
i n2 =4kTAAtoCo(L )(VGs dy 1+ (b+V(1 b)2cy)
_
Ec
\ I
V(y) = (VGsVr)(b+ V(1 b)2cy)
The following definitions are used whichare consistent with the common usage in the
literature,
gm.r = Ygdo (4.42)
r = 7gdo
(4.43)
gmax
(4.44)
(4.45)
gd. =1-toCo(WL )(VGsVT)
aDs
g max =Au
krGs
thengm. =10C0()(VGsVT)c[c +1] (4.46)
andgrna = gdoc[c + bj (4.47)The result with hot electron effects is then,
2
I= 4kThigni.F
where F =
1
I
0
/ N n-1
(1)+V(1 b)2cy)1+
b
V(1 b)2cy,
dy
c(c + b)
39
(4.48)
(4.49)
These equations are then used as an empirical fit to describea JFET or MESFETs. For a
JFET the derivation is similar but the algebra is muchmore complicated.
4.3Noise Measurement
Integrating the depletion mode MESFETs or DFET together with the
transimpedance amplifier has the advantage of reducing the parasitic capacitance and
inductance as compared to using discrete individual componentsas discussed in previous
work on noise measurements [35-36]. This high performance transimpedance amplifier's
bandwidth is determined by driving the 21U2 resistorover a broad band of frequencies
with the DFET floating. The experimental gain is found to satisfy the designspecifications
of 100KHz to 500MHz. The TIA output noise as measured from thespectrum analyzer is
flat above 50MHz. Thus, the transimpedance amplifier hasa flat gain characteristics for
frequencies from 100KHz to 500 MHz as shown in Fig. 3.7 of the previous chapter. The
die photo of the TIA with integrated DFET is shown in Fig. 4.2.
The noise measurement setup is shown in Fig. 4.3. All the DCpower supply leads
are properly bypassed to ground to minimize any noise pickup by measurementFigure 4.2Die photo of L = 1tm transimpedance amplifier with integrated
depletion mode MESFETs or DFETDC Bias >
NiCr
2K Ohm
TIA with integrated DF ET
on the same chip
Voltage >
Sense
Bias "T"
DC Bias BPC: Bypass Capacitor
BPC
00
+5V -5V
BPC
Copper board to provide good ground
Figure 4.3 Noise Measurement Test Setup
TEK 492P
Spectrum
Analyzer42
instruments. In addition, the chip is mounted on a copper board with all unused leads,
bypass capacitors and the circuit design ground sharing the same copper board ground.
This technique greatly suppresses any spurious noise pick up from the environment and is
conducive to high frequency measurements of up to 1GHz. In order to have a more
accurate representation off, we have included all parasitics and loading resistance effects
of the FET. After considering all parasitics, the gate resistance (Rg ), source (RS ), and
the load resistance (R, ) at the drain of the DFET and after some simple algebraic
manipulation, a more complicated formula for the noise spectral density of the FET is
obtained and given in equation (4.50).
From this equation a measured value oft can be computed.
72-ic, 4kTg,F
Of
gmR
s)2
g
m(R
s+R
g)(l+g
mRs)
\2
1+ +
F FgmRL
(4.50)
Fig. 4.4 shows the measurement setup using the HP8503 S-parameter test system
to measure the overall gain of the system for different bias conditions. The overall gain of
the system from the gate of the DFET to the output is designed to be in the range of 10dB
to 40dB, depending on the bias condition of the DFET. As an example, the overall gain
from the gate of the DFET is determined to be 34.9dB or 55.6V/V with the DFET biased
at VGS = OV and Vim = 2.5V.Thus, vr,,the root mean square noise voltage referred
back to the gate of the DFET can be obtained by dividing the normalized measured noise
by the gain with the system noise of the DFET in the "off' mode taken into consideration.Port 1: IN
I1P8501A Storage Display
IIP8505 Network Anayzer
I IP8503 S-Parameter Test Set
Port 2 : OUT
BPC
1
BPC
NiCr
2K Ohm
TIA with integrated DFET
on the same chip
TIA
ACSignal
Bias "T" DFET
DC Bias
BPC: Bypass Capacitor
Copper
board to
provide
good
ground
Ohm
BPC H0 0
+5V -5V
BPC
Figure 4.4 Test setup to measure the overall gain of the system with
different DFET's bias conditions44
The noise is measured using a spectrum analyzer with a DC block at the output
prior to being connected to the spectrum analyzer. The spectrum analyzer willmeasure
the system noise when the DFET is in the off mode withVGS =2V andVDs =0 V.
The square root of the difference of the squares of the measured RMS noise voltages with
the FET in the "on" and "off' conditions gives the total channel noise of the depletion
mode FET. Fig. 4.5 and Fig. 4.6 show the output noise spectrum of the DFET biasedat
the above "on" and "off' conditions respectively. The root meansquare noise voltage
referred back to the gate can be measured by dividing by the overall gain of thesystem.
The channel noise current,
2
Id
Of
, canthen be calculated by multiplying the noise voltage
at the gate, vn,by the external Gm of the DFET. The computation of the external Gm
takes into consideration the parasitic source resistance as follows,
Gm :::gm (4.51)
ni1+gmRs
With the application of equation (4.50), the appropriate value of rcan be
obtained for various bias conditions. Using this method we can experimentally determine
the different values of f for different bias conditions along the I-V characteristicscurves.
Fig. 4.7 and Fig. 4.8 shows the measured F values for a short gate length FET of 1p.m
and a long gate length FET of 8 p.m, respectively. These characteristic I-V curves with
the channel noise coefficient superimposed is similar to the work done by Abidi for
MOSFET's [38]. Care however must be exercised in interpreting the results of Abidi45
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[38], because the channel noise coefficient has been given interms of the drain
conductance rather than transconductance as is normally thecase in circuit simulations. It
will be shown later that we can use the ratio of the draincurrent for a long gate FET and
short gate FET to predict F values for different bias condition.
4.4Application of the Model to Experimental Dataon L=lum Technology
4.4.1Steps in Determination of F
In order to fit the experimentally determined F noise data, the followingsteps are used;
(i) Fit the I-V curves to the square law FET characteristics given by theprevious
equations.
(ii) Vr is found by plottingIDS versus VGS, as shown in Fig. 4.9. For the short gate
(Lg= 1pm ) device, then V,= 0.8V .
(iii) The reduction in drain saturation current due to hot electron effects is describedby a
factor "c"; consider both the long gate length device and shortgate length with
VGS= OV ; and VDS = 1.0V which corresponds approximately to the saturation
condition; from the values of the currentwe can find the factor "c" which reduces the
current in the short gate length device. For the long gate length device, Lg=8p.m,the
saturation current is 130mA / mm for= 1 while it is 44mA / mm for= lfor the
L L
short gate length device yielding c=0.4 approximately.
This value of "c" is then used to determine the critical electric field, E,;3
2.5
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(4.52)
Ec = 4X103V / cm, L =1µm (4.53)
For other gate voltages at saturation we can then use the above formula to
determine a new value of "c". This then gives all the values of F at saturation and these
can be plotted on the characteristic curves.
For drain voltage above the saturation point, VD, > (VD,)Saturatedthe channel
length is shortened due to the excess drain voltage. The drain current increases since
ID, = (const)(
1
)Cmod
'mod
(4.54)
and (
1
)cmodincreases as Lmod becomes smaller.The reduction in Lmod with the
Lmcd
same potential drop along the channel will cause increases in hot electron effects due to a
higher electric field. The value of Cmodis now a function of Lmodwhich becomes smaller
when Lmod is reduced and the net result is a larger value of F.From the increase in ID,,
cmod can be determined, and we can also calculate the value of F.
4.4.2Examples of Computation of F for Various Bias Condition for Short Gate
Length FET L=11.1m
From equation (4.48), F =
1
0
(
+V(1 b)2cy)1+,
11(1b)2cy,
b
n-1
dy
selecting n=1, the above equation reduces to,
c(c + b)
and(1)+1/(1 b)2cy)dy
F = °
c(c + b)
and it should be noted that b is related to c by the following equation,
1 c b=
2
52
(4.52)
(4.53)
As a check of the above formula, we take the ideal situation in which there are no hot
electron effects. In this case, c=1, and the correponding value of F is 0.667. A numerical
integration is performed and the values oft tabulated for different values of "c".
At bias condition (I) for which VG, = OV and VDS =1.0V.
For the short gate length MESFETs from Fig. 4.7,
IDS
W
=120 =120)= 5.1mA
L 1
For the long gate length MESFETs from Fig. 4.8,
Ds
400
DS = = 10 DV)= 6.6mA
L 8
c =(6.6
1\
-5°
120
= 0.32
Applying equation (4.57) and (4.58), F =3.
(4.54)
(4.55)
(4.56)
L
From equation (4.54), c =
Ec
.We can compute the value of the
ESL + (VGsVT)
critical electric field, Ec, for a short gate length MESFETs for which L=lpm by the
following,0.32 =
EcL + 0.8
EcL
0.68EcL = 0.256
Ec =4X103V/cm
With this value of Ec = 4X103V / cm, we can nextcalculate another bias
condition near Vdsat or the saturation point. The bias condition (II) chosen is
VGS0.4V and VDS = 0.25V.
EcL
C
=
EcL + (N/GsVT)
c =
0.4
= 0.5
0.4 + 0.4
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(4.57)
(4.58)
(4.59)
(4.60)
(4.61)
Applying equation (4.56) and (4.57), F= 1.5.
Next we consider VGS = 0.4V and VDS = 2.5V for bias condition (III), where
channel length modulation has an impact on the drain current. From bias condition (II) in
which VGS = 0.4 V and VDS = 0.25V,the drain current for the 1p.m short gate length
MESFETs is 'Ds = 0.53mA.From equation (4.55), ID, = (const)(-Ec ), we cancalculate
the (const) = 1.06 X10-3. At VGS = 0.4V and VDS= 2.5V the drain current is 1.38mA.
We can then move to compute EcL,od which incorporate the channel length modulation
effect at high drain voltage condition. Applying equation (4.55),
(const)EG
ID, =
EcLinod + (VGsVT)
(4.62)
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2.5 3 3.5Applying equation (4.53), the modified value of Cmod whichtake into consideration the
channel length modulation effect is,
Cmod =
0.33
= 0.45 in0.33+0.4
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(4.64)
which gives a corresponding value of F=2.4. Fig.4.10 shows the modeled channel noise
coefficient for the above three bias condition.
4.5Summary
This thermal noise models based on thisnew theory can be implemented into a
SPICE simulator or derivatives of Berkeley's SPICE. For instance,PSPICE models
currently use the ideal value of noise coefficient, F,of 2/3 which needs to be corrected if
noise performance is to be modeled accurately [39]. Workon the thermal noise modeling
of MOSFET's has progressed continuously [41-42]. Morerecent work on thermal noise
modeling includes that of Wang et al. [43] which specificallyaddresses the issue of
thermal noise modeling in analog integrated circuits. To thebest of our knowledge, our
work represents the first time MESFETs devices have beenintegrated together with a high
performance transimpedance amplifier with the solepurpose of updating and addressing
the issue of channel noise coefficients ofa commercially available GaAs MESFETs
process.
The simple model presented here givesa good representation of the noise
coefficients at saturation in short gate length MESFETs devices. Thesevalues are
considerably different than the simple 2/3 value currently used in circuitsimulations. It is56
clear that this type of model can probably also be usedto describe MOSFET's [38], if
some modifications and changes in the definitions are made.57
CHANNEL NOISE COEFFICIENT OF SUB-MICRON MESFETs
5.1Introduction
In this chapter, the thermal noise model derived in chapter 4 is applied to 0.6pm
MESFETs technology [35]. The transimpedance amplifier isa low noise, high gain single
stage cascode amplifier. The transimpedance amplifier used is similar to the previous
design in L=lpm except that the capacitor Cneg is removed to prevent low frequency
peaking in this technology as shown in Fig. 5.1. Other changesare minor with proper
modication of device widths to accomodate proper DC biasing. This high performance
transimpedance amplifier uses a similar amplification methodology for the inputstage as
an earlier low noise transimpedance amplifier with automatic gain control capability [32].
A die photo of the TIA with the integrated DFETs is shown in Fig. 5.2. The DFET's
under test have gate lengths of 0.6 pm and 8 pm.Both FETs, which are bonded out
separately in different die, share a common gate and drain. Fig. 5.3 shows the frequency
response of the TIA which has an upper corner frequency of 1.2GHz.
5.2Application of the Model to Experimental Data on L=0.6um Technology
The noise measurement technique used here is the same as in chapter 4. From Fig.
5.4 at 80MHz, which is well beyond the 1/f corner frequency of the DFET, the overall
gain from the gate of the DFET to the output is measured. The DFET biased at
VGs = 0.1V and VDS = 2.5V and is in the "on" mode and the gain is determined to be
29.8dB or 31 VN. The noise is measured using a spectrum analyzer with a DC block atMA/
Rnea.
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Figure 5.1 Simplified Schematic Diagram of L = 0.6pm transimpedance
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Figure 5.4Noise Spectrum of DFET "on" and "off' conditions62
the output prior to being connected to the spectrum analyzer. The spectrum analyzer will
measure the system noise when the DFET is in the off mode with VG, = 2V and
VDS = OV . The increase in the noise level in the "on" mode is due to the additional
channel noise of the DFET for that particular biasing point. Thesquare root of the
difference of the squares of the measured RMS noise voltages with the FET in the "on"
and "off' conditions gives the total channel noise of the depletion mode FET. Theroot
mean square noise voltage referred back to the gate can be measured by dividing by the
overall gain of the system. With the application of equation (4.51), the appropriate value
of F can be obtained for various bias conditions as shown in Fig. 5.5.
Also, a VT =-0.92V is found by plotting Ks versus VGs
For the short gate length MESFETs L=0.6pm,
IDS
(W120
= =200)= 8.1mA
L0.6
For the long gate length MESFETs L=81.tm,
IDs
(W400
= =50)= 3.88mA
L 8
c.(38.8.18)(-25000)=052
Applying equation (4.57) and (4.58), F =1.98.
(5.1)
(5.2)
(5.3)
L
From equation (4.54), c =
Ec
,the value of the critical electric
EeL + (VG,VT)
field, Ec,for a short gate length MESFETs for which L=0.6pm can be computed by the
following,Ec = 1.66X103V/ cm
With this value of Ec = 4X103V / cm, we can nextcalculate another bias
condition near Yds., or the saturation point. The bias condition (II) chosen is
VGS = 0.4V and VDS = 0.25V.
c = E`L = 0.657
EcL+(VG,VT)
(5.4)
(5.5)
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Applying equation (4.57) and (4.58), F= 1.36.
Next we consider VG, = 0.4V and VD, = 2.5V for bias condition (III), where
channel length modulation has an impact on the drain current. From bias condition (I) in
which VGS = 0.4V and VDS = 0.25V,the drain current for the li_tm short gate length
MESFETs is IDS = 1.52mA.From equation (4.56), IDS = (const)(f.,), we cancalculate
the (const) = 1.39 X10-3. At VGS = 0.4 V and VDS = 2.5V,the drain current is 6.1mA.
We can then move to compute EcLmod which incorporate the channel length modulation
effect at high drain voltage condition. Applying equation (4.56),
EcLmod = 0.45 (5.6)
Applying equation (4.54), the modified value of Cmod which take into consideration the
channel length modulation effect is,
0.45
C = 0.46 mod0.45+0.52
(5.7)
which gives a corresponding value of F=2.38. Fig. 5.6 show the modeled channel noise
coefficient for the above three bias conditions.64
5.3RF Measurement
Fig. 5.7 is the RF measurement test setup. The S-parameters are obtained by
measurement of a L=0.61.tm and W=300pm DFET with a high frequency probe station.
"FetFitter" an optimization program developed at Cascade Microtech is used to extract
the lumped parameter values of equivalent circuit in Fig. 5.8. With these extracted values,
the unity gain frequency, F can thus be obtained as a function of different bias
conditions.
5.4Figure of Merit for Transimpedance Amplifier
F A figure of merit commonly used for transimpedance amplifier designs is ,
F,
which is proportional to the mean square value of the channel noise shown in Fig. 5.9.
The optimum biased condition is the point whereis minimized.
Ft
5.5Summary
The channel noise coefficient theory developed in Chapter 4 has also been
sucessfully implemented in state-of-the-art sub-micron MESFETs technology. The
measured channel noise coefficients are larger for all bias condition for this smaller gate
length technology. This is consistent with the theory which attributes the increase in hot
electron effects due to the channel length reduction which then leads to an increase in the12
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6. MODEL FOR THE 1/f NOISE MESFETs
6.1Motivation
A formula for the 1/f noise corner frequency for GaAs MESFETs is developed.
The formula is based on a new theory where the 1/f noise is a bulk phenomena with
localized high frequency variations and long range low frequency fluctuations in the
substrate with the lowest frequency being constrained only by the thickness of the
material. The model is based on employing a distributed equivalent circuit technique in
evaluating the semi-insulating substrate. The results demonstrate a close match between
modeled and measured data [29].
6.2Introduction
The 1/f noise phenomena associated with devices involving semi-insulating
materials, for instance GaAs MESFETs on semi-insulating GaAs, has long been a
perplexing problem. No reasonable explanation has ever been given, although there are
many different theories.
In earlier reports on the 1/f noise of GaAs MESFETs, Van der Ziel in his papers
[44-45] gave an empirical theory of 1/f noise in terms of Hooge's parameters, which is an
attempt to come up with a better empirical model to fit experimental data. It should be
noted that the Hooge's parameter is not at all constant for a particular type of solid state
device. For example, the value Van der Ziel obtained in 1985 [44] varies greatly from that
of Tacano [46] in 1991. Another attempt by this group to describe the 1/f noise of GaAs70
MESFETs is a paper by Shu et al. [47] which tried to discriminate between number
fluctuations and mobility fluctuations resulting innoise. Hughes et al. [48] attributed
this 1/f noise to generation-recombination. The explanations of thesources and the origin
of 1/f noise range from quantum noise, generation recombination noise, intervalley
scattering, lattice scattering or mobility fluctuations, bulk traps, metal-interface states,
backside interface, substrate problems, number fluctuations and temperature fluctuations
to surface states. Therefore, the present literature on 1/f noise is elusive. Althougha
number of mechanisms have been proposed, there is no unified theory thatcan effectively
describe the 1/f noise characteristics of GaAs devices. We propose herea completely new
theory which attributes the 1/f noise to the semi-insulating substrate itself.
6.3Theory
The solution to this problem, 1/f noise in semi-insulating materials has been
suggested by the equivalent circuit techniques of C. T. Sah. [1] [2]These equivalent
circuit concepts have been able to reproduce a number of very elegant solutions to difficult
problems in conduction in semiconductors and frequency response. The generalized
equivalent circuit for a semiconductor is shown in Fig. 6.1. The problem of dielectric
relaxation of a bulk sample is represented in Fig. 6.2. Here R represents the resistance of
the sample, Ckthe dielectric capacitance, and the time constant is just the dielectric
relaxation time:
R=
qp,nA
(6.1)dx
4 -11.
C
R.
Wv
Rn
Wv
II II II
CK CK CK
Cp Cp ...." CI)
NM/ MAI MA/
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1VV\/--
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Figure 6.1 Generalized equivalent circuit modelwithout
generation-recombinationFigure 6.2 Dielectric relexation of a bulk samplek s A Ck = "
where all symbols have their usual meanings and the dielectric relaxation time,
Td = RC =
k
se ° d k
(6.2)
(6.3)
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At very high frequencies then the sample appears as a dielectric capacitance, usually this
radian frequency is extremely high, of the order of co =1012 rad./sec. At low frequencies,
the sample is resistive. Likewise the equivalent circuit technique shown in Fig. 6.3 yields
the Debye capacitance at the edge of a space charge region in a p-n junction or MOS
device. The impedance looking into the bulk semiconductor at the edge of the depletion
region can be found by transmission line techniques [51-52];
Z. =(Z)2 (6.4)
1 1 Z. = ( )2
1)
jCOCkiCOCn
i(O(CkCn)2"
(6.5)
where the dielectric capacitance Ck =
k e. A
and the capacitive effect of the majority
dx'
2
carriers Cn = (---kT )ndxA in each volume element of extent dx. In this case, the
propagation constant, y, is all real and,
ydx = (ZY)2 = Cl2ndx
kTk se.
(6.6)[, , , _
---I I
Cwd
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n n
.Z.
n n
CK CK
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CK
Figure 6.3 Transmission line problemat the edge of depletion region75
and y is just the reciprocal Debye length. For samples longer than this short Debye length
the impedance looking into the transmission line is just Z = where Cd is the Debye
jo.)C,
capacitance.
Cd =
ekse n
kT
(6.7)
These equivalent circuit concepts have been able to reproduce a number of very
elegant solutions to difficult problems in conduction in semiconductors and frequency
response [51-52]. These techniques have been applied more recently to semi-insulating
materials [53][63]. GaAs MESFETs fabricated on semi-insulating substrates are the most
obvious application of this analysis. The case of most practical interest is that with the
FET biased in the saturation region, resulting in current injection into the substrate, a
disturbance in the substrate and consequently noise. Even without current injection, the
substrate will have thermal noise at very low frequencies given by the Nyquist formula and
the resistance of the substrate [53][63]. This case will not be treated here.
The basic background material for the case where there is current injected into the
semi-insulating substrate will be repeated here where it is appropriate to represent the
semi-insulating substrate using these equivalent circuit techniques. Fig. 6.4 shows that for
each volume element dx, there are C. and Rn which represent the capacitive effect and
resistive effect respectively associated with the redistribution of carriers.
d R =
dx
nqpnA
q2nAdx C. =
kT
(6.8)
(6.9)I(DC)
Z
Semi-insulating Substrate
In
2= 20Af
C.---.-- r
C, (------ cn c.
dv
VD.
Distributed Network
Figure 6.4Transmission line model for current injection into semi-insulating
substrate. Z is the sending end impedance of the distributed
network. Substrate material is assumed to be n-type77
Under these circumstances, the equivalent transmission line problemfor the
impedance seen looking into the semi-insulating material is shownin Fig. 6.4. In this case
both the characteristic impedance and propagationconstant are both complex, being
neither real or imaginary,
(6.10)
°
Z. =
ilZ
Y
1
Rn
11 j o3C
1
(kT)
q
)
1
pqnA
ydx = V2Y = Vjo)CnRn dx
1
kT
q
11
For a short line, the sample is small in extentor if the frequency is low, then the
sending end impedance is
Z = Z. tanh(yl) = Z. (y/) (6.14)
which simplifies to,
Z = Zpc = R =
1
qpnA (6.15)
or just the DC resistance of the sample.
For long lines of larger extent or high frequency, the sending endimpedance of this
lossy line is
=Z z = z
Yi
(6.16)If, as shown in Fig. 6.4, we now injecta DC substrate current I, into this semi-
insulating material, there will bea shot noise source with mean square noise current;
2= 2qIAf
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(6.17)
This mean square noise current will result ina mean square noise voltage at the
point of injection;
V n2 = (6.18)
,7
2204/4,MC
2
in = (6.19)
11412
Because IZDc = VDc (6.20)
VDc V d
and( (6.21) // /tt
this simplifies to v.2kT)qwz
(6.22)
at the surface of the sample for frequencies higher than the reciprocal transittime.
Here, co,. is the reciprocal of the transit time of the carriersacross the substrate.
At frequencies lower than the reciprocal transit time the solutionreverts back to
the short line case where the sample is just resistive.
Vn
2= 2 q I Af R (6.23)
kT
cth = (q )( /2) (6.24)
The low corner frequency, o).0 is the reciprocal of the transit time inresponse to the
thermal voltage(kT),and is obtained from equations (6.22) and (6.23).
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1/f noise is a bulk phenomena due to fluctuations of charge and potentialinside the
high impedance semi-insulating material [36]. The lowest frequenciesare associated with
long range fluctuations and require samples of large volume andextent. Injecting current
into high impedance semi-insulating materials witha large DC voltage drop across them
will result in large mean square 1/f noise voltages, given by
2
2(
T
)Af
(t,oc
v=
q
(6.25)
Fig. 6.5 shows the mean square noise voltages of this distributed network withcurrent
injection. The case without current injectionor just thermal noise in the substrate [53]
when the FET has no drain to source voltage is not given here.
These results are directly applicable to GaAs MESFETson semi-insulating
substrates. Impact ionization and multiplication of carriers in the drain region of
MESFETs at higher drain voltages will result in non-trivial substratecurrents being
injected into the semi-insulating substrate. Largemean square 1/f noise voltages will
result which will backgate the FET channel and be amplified by the backgate
transconductance of the device. This problem is similar to the substratecurrent and
backgate transconductance in silicon MOSFET's, except they usually have low impedance
substrates at room temperature.
This theory predicts the 1/f or 1/a frequency dependence. The DCcurrent is the
substrate current of a GaAs MESFETs being injected into the semi-insulating substrate.
This produces a backgate noise voltage which is amplified by the backgate2
V
vole
Vn
2= 2qAfRVDc
Noise with current injection
I
co
COcth 0,
Figure 6.5 Mean square noise voltage
co
000transconductance,grabs .The mean square noise current at the drain is themean square
voltage amplified by gm,.
2
.
in2
lit- = gmbg
2
2(kT)q0f
MC
q co
81
(6.26)
The equation of the mean square thermal noise ofa GaAs MESFETs is commonly
represented as,
in2,1,,,mai = 4kTgmI-Af (6.27)
where gm is the FET transconductance and F is normally assumedto be 2/3. [2]
Equating the 1/f and thermal mean square currents locates the 1/fcorner frequency,
gmbg
CO1/f -- (gmbg R) co
2 gm
(6.28)
Equation (6.28) then predicts relatively the high 1/f noisecorner frequencies in GaAs
MESFETs technology [54]. The results and theory presented hereare different from the
various explanations given previously for the 1/f noise of MESFETs. [47] [48] [55-59]
6.4Experimental
In an attempt to verify the 1/f corner frequency formula,we have measured the
DC value ofgrabshas been measured by applying DC bias to the substrate. A value of
grabsof 0.01mS has been obtained for a depletion mode MESFETs biased above pinch off
with a gm value of 11.9mS. The reciprocal of the transit time of the carriers,ok, is
computed to be 1.6 X105 radians/sec with the assumption that the DC voltage developed
across the semi-insulating substrate sample is 1V. Fig. 6.6 is the die photo of the discrete82
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Figure 6.8 Measurement of GaAs MESFETs postprocess substrate
resistance, LINEI and LINE2 indicate arbitrary siteson the same
wafer with the corresponding resistance indicated by I/GRAD85
MESFETs. Fig. 6.7 is the cross sectional view of the MESFETs with R is the low
frequency DC resistance of the substrate. Fig. 6.8 shows a small sample of the values of
the measured resistance of the substrate obtained by biasing the drain, source, and channel
with respect to the backside substrate contact. It has been found experimentally that the
resistance can vary from 1X109 to 1X101° ohms, which includes the parallel resistances
of source to backside and drain to backside. For demonstration purposes, an R value of
2.4X101° ohm is chosen. With these numbers,we have computed the corner frequency to
be 4MHz.
The noise spectrum of a depletion mode MESFETs biased with a gm value of
11.9mS has been measured. The noise measurement was performed by coupling the
depletion mode, DFET MESFETs with a low noise bipolar amplifier which has a
bandwidth of up to 100MHz as described in a paper by Reimbold. [59] The output is then
coupled to a spectrum analyzer. With the DFET biased above pinch off at a
transconductance value of 11.9mS, the 1/f noise corner frequency is indicated in Fig. 6.9
to be between 3MHz and 6MHz. This compares favorably the 1/f noise corner frequency
predicted by the bulk phenomena theory.
Other noise sources may of course also contribute low frequency noise. Fig. 6.10
shows another sample which displays some generation-recombination noise [61-62] as a
bump at around 100KHz. This is superimposed on the background of 1/f noise. It had
been claimed by Hughes et al. [48] that generation and recombination is a contributor to
1/f noise and can be reduced by determining an optimum doping level of the channel. On
the other hand, Forbes et al. [18-19] have clearly demonstrated thatnoise is not due to1E-17
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the generation and recombination process. By increasing thetemperature of the devices,
the bumps associated with generation and recombination noise allmove to higher
frequencies leaving behind a residual 1/f noise component. Forbes proposedand
demonstrated a buried channel device structure thatcan be used to suppress generation-
recombination noise. [62]
6.5Comparison of 1/f Noise Performance of L=lum and L=0.6um Technology
Using the same techniques described in Chapter 4, themean square noise current
for the frequency range of 100KHz to 100MHzcan be measured. Fig. 6.11 gives the "off'
condition for Vgs=-2V and Vds=0V which will be the reference noise level. With thetest
DFET W/L=1201Am/1 pm biased above pinch off and atgm value of 20mS, the output
noise spectrum is measured as shown Fig. 6.12. This noisespectrum needs to be
corrected by the normalized mean square noise current indicated in Fig. 6.13. Thesame
measurement is made for 0.61.tm technology with the test DFET with W/L=120iim/0.61Am
biased at a gm value of 20mS and the output noise spectrum measuredas shown in
Fig. 6.14. Similarly, this noise spectrum needs to be corrected by the normalizedmean
square noise current as shown in Fig. 6.15.
Fig. 6.16 is the combination of Fig. 6.13 and Fig. 6.15 to highlight the fact that the
1/f noise using the short gate length MESFETs technology has improved. This is probably
due to the reduction of R, substrate resistance, due to the implantation of the buried P-
layer underneath the DFET.1E-17
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6.6Summary
The substrate resistance willvary from wafer to wafer and due to illumination.In
addition, the backgate transconductancealso varies with frequency. This needsto be
modeled more accurately fora precise 1/f corner frequency determination,which is
beyond the scope of this thesis. Wecan nonetheless predict based on the worstcase
variations in backgate transconductanceand low frequency DC resistanceof the substrate
that the 1/f corner frequency isbetween 0.3MHz and 30MHz. Wehave demonstrateda
consistency between the l/fcorner frequency predicted by thisnew theory and the
measured noise spectrum. To the bestof our knowledgeno previous theory, which does
not employ an empirical parameter, for exampleHooge's parameter,has been able to
show a correspondence between thetheoretical and measured 1/f noisecorner
frequencies. One consequence of this modelis that it predicts FET's with longertransit
times for carriers across the backgatesubstrate and lower DC voltagesacross the
substrate will have a lower 1/f noisecorner frequency. Note that both the backgate
substrate resistance, R, and backgatetransconductance,grabs , depend on the substrate
doping. In a simple model, the product R(gmbg2)is independent of doping. Thistheory
predicts that devices witha low backgate substrate resistance and low substratecurrents
should be expected to have low 1/f noise,limited by other noise mechanisms.Devices on
semi-insulating substrates, however, will havehigh 1/f noise corner frequencies
determined by the semi-insulating substrateitself.95
7. CONCLUSION AND SUGGESTIONSFOR FUTURE WORK
7.1Summary and Conclusion
A large investment has been madein time over threeyears and money in
fabrication runs, development ofaccurate models, simulations, equipmentand
measurement techniques. We have availablethe latest relevant P Spice models,the
TriQuint Own Modelor TOM. As such there is a high degree ofconfidence in the results
and techniques. Many of the oldermeasurements in the literatureare suspect and may for
instance, not include corrections fordifferences in signal bandwidth andnoise bandwidth
of spectrum analyzers whichwas not appreciated until 1977 [65]. We have beenable to
determine the absolute value oftappropriate to long channel deviceswithout hot electron
effects. The channel noise coefficient,F, has then been obtainedas a function of bias
conditions for short channel MESFETs.To the best of our knowledge thishas not been
done previously for MESFETs, withhot electron effects.
The unique opportunity of industrialcollaboration has also led to dedicatedcircuit
designed specifically for thepurpose of the accurate measurement of the thermaland 1/f
noise characteristics of MESFETs.Physical theories for both the thermaland 1/f noise
have been developed to analyze themeasured data on state-of-art foundryservice devices
from TriQuint Semiconductor.
Thus new comprehensive noise modelsfor MESFETs including 1/f andchannel
noise have been developed whichconstitutes a significant contributionto this particular
technology. GaAs MESFETsare expected to become widely used in either fiberoptic9()
Figure 7.1 Die photo of L = 0.6um transimpedance amplifier withintegrated
depletion mode resistors97
systems or wireless communication systems, whichever prevails as the primary technology
in the mass information media expansions.
The PSPICE models currently use the ideal value of "gamma" of 2/3 for the
thermal noise and have two adjustable parameters for 1/f noise. By using the device
equations option in PSPICE we should be able to incorporate alternative noise models into
PSPICE.
7.2Suggestion for Future Work
A natural extension of the present research work is to address the issue of how to
better improve the process so as to exploit the new knowledge which has been obtained
during the course of this research. The current trend to reduce the device gate length to
attain higher speed and larger circuit density will eventually need to address the issue of
more sophisticated device engineering to combat the effects of 1/f noise. So far
preliminary results have shown that submicron devices manufactured using the P-well
technology will helped to improve the 1/f noise performance [37]. The P-Well
technology has undergone numerous changes and improvements. This technology has
also been found to be useful for mixed-mode circuits [64].
Another research area which is worth addressing is the reduction of the backgate
transconductance frequency dependence. This may help to explained the variation of 1/f
corner frequency from device to device. In a 1pm technology, the 1/f noise corner
frequency can vary by as much as a factor of 10 from 3MHz to 30MHz.98
In addition, a transimpedance amplifier with integrated resistorshas been
fabricated as shown in the die photo in Fig. 7.1. This shouldbe able to enhance the
current knowledge of the 1/f noise performance of ion-implanted resistors[36].
Another area of study is in the field of noise characteristic ofMetal-
Semiconductor-Metal or MSM photodetectors madeon semi-insulating GaAs. The ability
to use the current theories of 1/f noise and thermal noise to design higherquality and
lower noise photodetectors will bea great asset for a commercially proven MESFETs
process. This will certainly help MESFETs technology dominate the low noise fiber
optics interconnect market which is currently lackinga high performance front-end
detector.
Another possible study is to quantify the tradeoffs in transimpedanceamplifier
bandwidth, noise performance and dynamicrange and their relationship to the unity gain
frequency, Ft in the GaAs MESFETs technology. This workis needed since little work
has been done concerning this issue in theopen literature. We need to review, extend and
improve the circuit approaches for increasing the dynamicrange of the transimpedance
amplifier. A study of the different kind of circuit topologiesavailable should be made,
whether one stage, two stage or three stage using either differentialor single ended
transimpedance amplifiers.99
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